Figure 8From: Verify level control criteria for multi-level cell flash memories and their applicationsDegradation ratio γ for 2∼4-bit/cell flash memories. The constrained voltage window W is assumed to be 5.Back to article page