Figure 8From: Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons The proposed design flow. Back to article page