Skip to main content

Parallel and Serial Concatenated Single Parity Check Product Codes

Abstract

The parallel and serial concatenation of codes is well established as a practical means of achieving excellent performance. In this paper, we introduce the parallel and serial concatenation of single parity-check (SPC) product codes. The weight distribution of these codes is analyzed and the performance is bounded. Simulation results confirm these bounds at high signal-to-noise ratios. The performance of these codes (and some variants) is shown to be quite good given the low decoding complexity and reasonably short blocklengths.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to David M. Rankin.

Rights and permissions

Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License ( https://creativecommons.org/licenses/by/2.0 ), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Reprints and permissions

About this article

Cite this article

Rankin, D.M., Gulliver, T.A. & Taylor, D.P. Parallel and Serial Concatenated Single Parity Check Product Codes. EURASIP J. Adv. Signal Process. 2005, 183140 (2005). https://doi.org/10.1155/ASP.2005.775

Download citation

  • Received:

  • Revised:

  • Published:

  • DOI: https://doi.org/10.1155/ASP.2005.775

Keywords and phrases: